

## CLAIMS

What is claimed is:

1. A charge pump fabricated on a substrate for use in a phase lock loop system, comprising:

5 a first input stage having a first input transistor that receives a first control signal, a first complementary transistor, and a first discharging transistor,

where the drain terminals of the first input transistor and the first complementary transistor and the drain terminals connected with a source terminal of the first discharging transistor, and the first complementary transistor is operable to  
10 receive a first reference signal;

a second input stage having a second switching transistor that receives a second control signal, a second complementary transistor, and a second discharging transistor,

where the drain terminals of the second input transistor and the second  
15 complementary transistor and the drain terminals connected with a source terminal of the second discharging transistor, and the second complementary transistor operable to receive a second reference signal; and

first and second output nodes for transmitting a differential pair output signal, the first and second output nodes being connected with the first and second  
20 complementary transistors, respectively.

2. The charge pump of claim 1, where the charge pump is operable to receive the first and second reference signals from a voltage divider circuit.

25 3. The charge pump of claim 2, where the first and second reference signals are substantially the same.

4. The charge pump of claim 3, where the reference signals are substantially half the supply voltage.

30

5. The charge pump of claim 2, where the voltage divider circuit comprise a plurality of interdigitized resistors.

6. The charge pump of claim 1, where the first and second reference  
5 signals are received from first and second voltage divider circuits.

7. The charge pump of claim 6, where the first and second reference signals are substantially the same.

10 8. The charge pump of claim 1, where the first reference signal includes a constant voltage level that is between minimum and maximum voltage levels of the first input signal.

9. The charge pump of claim 8, where the first reference signal includes a  
15 constant voltage level that is substantially equal to a midpoint of a voltage range of the first input signal.

10. The charge pump of claim 8, where the first complementary transistor switches on substantially when the first input transistor switches off and the first  
20 complementary transistor switches off substantially when the first input transistor switches on.

11. The charge pump of claim 10, where the second complementary transistor-switches on substantially when the second input transistor switches off and  
25 the second complementary transistor switches off substantially when the second input transistor switches on.

12. The charge pump of claim 1 further comprising a first biasing circuit providing a biasing signal to a gate terminal of the first discharging transistor and a  
30 second biasing circuit providing a biasing signal to a gate terminal of the second discharging transistor.

13. The charge pump of claim 1 further comprising a biasing circuit that provides a biasing signal to gate terminals of the first and second discharging transistors.

5

14. The charge pump of claim 13 wherein one of the first and second output nodes connects with a filter that reduces coupled switching noise at an output node of the filter.

10 15. The charge pump of claim 14, where the filter comprises a transistor based filter.

16. The charge pump of claim 15, where a filter output connects with the voltage-to current converter.

15

17. The charge pump of claim 1, where the first and second input transistors comprise switching transistors.

18. The charge pump of claim 1 further comprising a first charging transistor connected between a supply voltage and the first input transistor and a second charging transistor connected between a supply voltage and the second input transistor.

19. The charge pump of claim 18 further comprising a third charging transistor connected between the supply voltage and the first complementary transistor and a fourth charging transistor connected between the supply voltage and the second complementary transistor.

20. The charge pump of claim 1, where the charge pump operates with a supply voltage of less than 2.5 volts.

30

21. The charge pump of claim 20, where the charge pump operates with a supply voltage of less than 1.9 volts.

22. The charge pump of claim 20, where the charge pump has at most  
5 three transistors connected via source and drain terminals between the supply voltage and ground.

23. The charge pump of claim 1, where the signals at the first and second  
10 output nodes are substantially isolated from signal noise in the UP and DW signals.

24. The charge pump of claim 23, where the signals at the first and second  
output nodes are substantially isolated from switching noise caused by the first and  
second input transistors.

15 25. The charge pump of claim 1 further comprising:  
first and second charging transistors connected between a supply voltage and  
the first and second input transistors, respectively;  
a voltage divider circuit that provides a reference signal to gate terminals of  
the first and second complementary transistors, where the reference signal is  
20 substantially half the supply voltage;  
third and fourth charging transistors connected between the supply voltage and  
the first and second complementary transistor, respectively;  
a biasing circuit that provides a biasing signal to gate terminals of the first and  
second discharging transistors; and  
25 a filter comprising transistors operable to reduce coupled switching noise at an  
output node of the filter;  
where the first complementary transistor switches on substantially when the  
first input transistor switches off and the first complementary transistor switches off  
substantially when the first input transistor switches on.

26. A phase lock loop circuit comprising a phase and frequency detector connected with the charge pump of claim 25, a voltage-to-current converter and a loop filter connected with the charge pump, the voltage-to-current converter being connected with a current controlled oscillator that is connected with the phase and  
5 frequency detector.

27. A phase lock loop circuit of claim 26, where the voltage-to-current converter receives a differential signal from the charge pump and transmits a non-differential signal to the loop filter.  
10

28. A method of pumping a charge in a semiconductor based charge pump for use in a phase lock loop circuit, comprising:

receiving first and second input signals at first and second switching transistors;

15 providing a biasing signal to first and second complementary transistors such that the complementary transistors change states between off and on substantially complementary to the state of the respective first and second switching transistors; and

generating a first output signal from at least one of the first and second  
20 complementary transistors.

29. The method of claim 28, further comprising providing a second output signal from the other of the at least one of the first and second complementary transistors, where the first and second output signals form a differential pair.

30. A differential charge pump for use in a phase lock loop, comprising:  
a first transistor pair, comprising a first switching transistor and a first complementary transistor;

5 a first switching transistor gate, associated with the first switching transistor, coupled to a first control signal, and a first complementary transistor gate, associated with the first complementary transistor, being coupled to a constant bias voltage such that the first complementary transistor is indirectly controlled by the first control signal;

10 a second transistor pair, comprising a second switching transistor and a second complementary transistor; and

a second switching transistor gate, associated with the second switching transistor, coupled to a second control signal, and a second complementary transistor gate, associated with the second complementary transistor, being coupled to the constant bias voltage such that the second complementary transistor is indirectly controlled by the second control signal.

31. The differential charge pump of claim 30, further comprising:

a second transistor pair, comprising a second switching transistor and a second complementary transistor; and

20 a second switching transistor gate, associated with the second switching transistor, coupled to a second control signal, and a second complementary transistor gate, associated with the second complementary transistor, being coupled to a constant bias voltage such that the first complementary transistor is indirectly controlled by the first control signal.

25

32. The differential charge pump of claim 30, wherein the first switching transistor is coupled between a first current source and a first current sink.

33. The differential charge pump of claim 32, wherein the first complementary transistor is coupled between a first cascode transistor pair and the first current sink.

30

34. The differential charge pump of claim 33, wherein the first cascode transistor pair is coupled to a supply voltage.

5 35. The differential charge pump of claim 34, wherein the first bias voltage is less than the supply voltage.

36. The differential charge pump of claim 34, wherein the first bias voltage is approximately half of the supply voltage.

10 37. The differential charge pump of claim 34, wherein the supply voltage is approximately 3 Volts and the first bias voltage is approximately 1.5 Volts.

15 38. The differential charge pump of claim 30, wherein the indirect control of the first complementary transistor by the first control voltage reduces switching noise in the differential charge pump.